


**IRSP 2023, April 24-26, Bad Schandau, Germany**

---


# Piezoresistive Characteristics of MOSFET Channels Determined with Indentation Stress-induced Ring Oscillator Parameter Shifts

[André Clausner](#), [Simon Schlipf](#), Jens Paul, Simone Capecchi, Christoph Sander, and Ehrenfried Zschech


# 3D nanoanalytics @IKTS




3D nXCT image of a microelectronics packaging material incl. 3D statistics




TEM tomography of a TDDB breakdown in a microelectronics MoL structure



3D Plasma-FIB slice & view SEM image of a Li-Ion battery cathode material incl. 3D statistics




3D nXCT image of a battery cathode




3D nXCT stacked image of a TSV array for advanced 3D microelectronics integration


# Overview *in-situ* testing @ Fraunhofer IKTS




**In-Situ nXCT**  
nanomechanical testing



**In-Situ nXCT**  
heating, battery cycling,  
chemical processes, ...




**In-Situ TEM**  
nanomechanical testing




**In-Situ SEM**  
nanomechanical testing



**Custom-build in-situ testing devices**  
for bending, tensile,  
compression, heating,  
cooling, etc.










**Micro-friction and micro-fracture** characterization




**In-situ local property maps**  
Elasticity, Plasticity, strain-rate  
dependencies, ...

# Mechanical testing at active SRAM cells



Clausner, Schlipf et al., Analysis of 28 nm SRAM Cell Stability Under Mechanical Load Applied by Nanoindentation, IRPS 2018


# Motivation: Chip-package interaction (CPI, eCPI)



CMOS

*N*-type metal-oxide-semiconductor (NMOS)



*P*-type metal-oxide-semiconductor (PMOS)



package

BEO

FEOL



## Chip-package interaction


- Localized stress due to mismatch in the Coefficient of thermal expansion (CTE)
- Delamination in the BEO
- **Shifts of the device performance → eCPI**

# Motivation: Electrical Chip-package Interaction

**eCPI** becomes more critical with 3D integration<sup>1</sup>

- Thinner chips
- More materials and interfaces
- Rigid interconnections (TSVs, Cu pillars ...)


**But: Electrical shifts difficult to detect**



transistor



BBeoL




Flip - chip

**nm**

**μm**

**mm**



Stress induced mobility shifts<sup>2</sup>

<sup>1</sup>Gonzalez, "Chip Package Interaction (CPI): Thermo Mechanical challenges in 3D Technologies"

<sup>2</sup>Radojcic, "More-than-Moore 2.5D and 3D SiP Integration"

# Motivation: Stress effects in silicon transistor channels



## Stress effects on channel mobility<sup>2</sup>

- Stress direction (x, y, z), tensile or compressive
- Channel direction (x) and crystal orientation
- Devices (NMOS, PMOS)

## Piezoresistive behavior<sup>2</sup> (linearized mobility shift)

$\pi$ -coefficients

$$\frac{\Delta \mu}{\mu_0} = \sigma_x \boldsymbol{\pi}_x + \sigma_y \boldsymbol{\pi}_y + \sigma_z \boldsymbol{\pi}_z$$




## Effect of tensile stress (vice versa for compressive)<sup>2</sup>

Dir. of strain change	CMOS Performance	
	NMOS	PMOS
x	++	--
y	+	+
z	-	+

<sup>1</sup> Ghani et al. "A 90 nm High volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors"

<sup>2</sup> Thompson et al. "A 90-nm logic technology featuring strained-silicon"

# Why indentation to study stress effects in microelectronic samples?




## Four – point bending<sup>1</sup>

- + Uniaxial stress ( $\sigma_x$  or  $\sigma_y$ )
- + Piezoresistive coefficients
- Low stress (< 200 MPa)



## Indentation<sup>2,3</sup>

- Precise transducers and stages
- Non-destructive loading
- Induce local stress



## Indentation on flip chip packages


- + Localized stress effects (final chip)
- + Wide range of stress (MPa – GPa)
- + Control stress with varying the tip geometry (unconstrained contact)
- + - 3D stress ( $\sigma_x$ ,  $\sigma_y$ ,  $\sigma_z$ )

<sup>1</sup>Bradley et al. " Piezoresistive Characteristics of Short-Channel MOSFETs on (100) Silicon"

<sup>2</sup>Liu et al., "In-situ Investigation of the Impact of Externally Applied Vertical Stress on III-V Bipolar Transistor"

<sup>3</sup>Clausner et al., "Analysis of 28 nm SRAM cell stability under mechanical load applied by nanoindentation"

# Test structures: NAND – NOR ring oscillator (RO) sensor




$$\text{RO signal: } f = \frac{1}{2nt_d} \rightarrow t_d \text{ (gate delay)}$$

$$\text{Delay}^1: \quad t_d = \frac{C_L V_{DD}}{\mu C_{ox} \left(\frac{W}{L}\right)_n (V_{DD} - V_{th})^2}$$

RO – circuits (22 nm node)

- Two independent RO (NAND & NOR)
- Both inputs connected and switched
- High statistics and sensitive (101 gates)
- Checkerboard configuration ( $10 \times 10 \mu\text{m}^2$ )



a) NAND gate


b) NOR gate

## For RO operation:


- NMOS : PMOS = 2 : 1  $\rightarrow$  NAND
- NMOS : PMOS = 1 : 2  $\rightarrow$  NOR

<sup>1</sup>N. H. E. Weste et al., "CMOS VLSI design: A circuits and systems perspective"



# Sample preparation



# Mechanical – electrical testing routine



# Experimental approach




## Indentation experiments

- Spherical tip (50  $\mu\text{m}$  radius)
- Low contact stress
- Non-destructive material deformation

- NAND / NOR frequency shifts
- Approach consistent and reproducible
- **Stress required (direction and magnitude)**

S. Schlipf et al., "Impact of Mechanical Strain on 22 nm FDSOI Device Performance using Nanoindentation," in 2019 IEEE IIRW

# Finite element simulation: stress fields in the ROI



## FE -analysis

- Submodel for every chip
- Geometry, chip layout, tip characteristics...
- Elastic material properties

## Spherical tips


- Tensile stress in the ROI ( $x,y$ )
- Explained with stiff and compliant materials

## Stress tensor


- **Almost biaxial tensile stress**
- Shear stress negligible

# Relevant parameters influencing the indentation experimental approach


## 1) Silicon thickness




## 2) Tip geometry




## 3) Tip offset



## 4) Chip layout



# Influence of Silicon thickness – spherical tips



## FEM-simulation (1.2 N):

- Thickness dependent stress
- In-plane ratio constant

Dir. of strain change	CMOS Performance	
	NMOS	PMOS
x	++	--
y	+	+
z	-	+



## Experiment:

- Consistent data sets
- RO shifts for low and high stress

S. Schlipf et al., "Stress-induced transistor degradation studied by an indentation approach," *IEEE Transactions on Device and Materials Reliability*, 2021

# Influence of tip geometry: Cylinder indentation

FE simulation to determine optimized experimental properties






## FE – geometry

- Representative geometry including relevant layers in close distance to the contact

## FE – results

- **Selective tensile in-plane stress at transistor region**

# Influence of tip geometry: Cylinder indentation



## Cylinder tips

- Control over stress fields
- Tip orientation relative to channel direction

## FE-simulation


- Optimized tip properties (length)
- Stress fields with a dominating component

## Chip - layout


- Setup closely related to three-point bending

S. Schlipf et al., "Piezoresistive Characteristics of MOSFET Channels Determined With Indentation," *IEEE Transactions on Electron Devices*, 2021

# Influence of tip geometry: Cylinder indentation contact angle



In-plane - and shear - vs. normal stress ratio  
as a function of the contact angle



Parameters:

Cylinder length  $l = 200 \mu\text{m}$


Silicon thickness  $t = 32 \mu\text{m}$

Results:

In-plane stress ratio is transformed from  $\sigma_y$ - to  $\sigma_x$ -component


Clear shear stress maximum for a contact angle of  $45^\circ$   
(and biaxial in-plane components)

# Cylinder indentation – FEM and experimental data



FE-simulation

- Tip orientation dependent stress fields
- Strongly dominating stress component




Experiment

- Tip orientation dependent signal shifts
- Frequency shifts correlate with stress fields

S. Schlipf et al., "Nanoindentation to investigate IC stability using ring oscillator circuits as a CPI sensor," in 2020 IEEE IRPS

# Deriving directional stress effects with indentation data


## 1) Electrical – mechanical study



Electrical shifts:  $(\Delta f_1)$   $(\Delta f_2)$   $(\Delta f_3)$


Layout, materials, contact force ...

## 2) FE-study




Stress tensor:  
 $(\sigma_{x1}, \sigma_{y1}, \sigma_{z1})$   
 $(\sigma_{x2}, \sigma_{y2}, \sigma_{z2})$   
 $(\sigma_{x3}, \sigma_{y3}, \sigma_{z3})$

## 3) Combining experiments




$$\frac{\Delta \mu}{\mu_0} = \sigma_x \boldsymbol{\pi}_x + \sigma_y \boldsymbol{\pi}_y + \sigma_z \boldsymbol{\pi}_z$$
$$\begin{pmatrix} \sigma_{x1} & \sigma_{y1} & \sigma_{z1} \\ \sigma_{x2} & \sigma_{y2} & \sigma_{z2} \\ \sigma_{x3} & \sigma_{y3} & \sigma_{z3} \end{pmatrix} \begin{pmatrix} \boldsymbol{\pi}_x \\ \boldsymbol{\pi}_y \\ \boldsymbol{\pi}_z \end{pmatrix} = \begin{pmatrix} \Delta f_1 \\ \Delta f_2 \\ \Delta f_3 \end{pmatrix}$$

# FEM and experimental data of three indentation experiments



FE-simulation

- Tip geometry related stress fields
- Three linear independent experiments



Experiment

- RO data for all three tip geometries
- **Linear fitting** → specific sensitivity

S. Schlipf et al., "Piezoresistive Characteristics of MOSFET Channels Determined With Indentation," *IEEE Transactions on Electron Devices*, 2021

# Piezoresistive coefficients obtained from indentation

$$\begin{pmatrix} a * \sigma_x & a * \sigma_y & a * \sigma_z & b * \sigma_x & b * \sigma_y & b * \sigma_z \\ b * \sigma_x & b * \sigma_y & b * \sigma_z & a * \sigma_x & a * \sigma_y & a * \sigma_z \\ a * \sigma_x & a * \sigma_y & a * \sigma_z & b * \sigma_x & b * \sigma_y & b * \sigma_z \\ b * \sigma_x & b * \sigma_y & b * \sigma_z & a * \sigma_x & a * \sigma_y & a * \sigma_z \\ a * \sigma_x & a * \sigma_y & a * \sigma_z & b * \sigma_x & b * \sigma_y & b * \sigma_z \\ b * \sigma_x & b * \sigma_y & b * \sigma_z & a * \sigma_x & a * \sigma_y & a * \sigma_z \end{pmatrix} \begin{pmatrix} \pi_{x-N} \\ \pi_{y-N} \\ \pi_{z-N} \\ \pi_{x-P} \\ \pi_{y-P} \\ \pi_{z-P} \end{pmatrix} = \begin{pmatrix} \Delta F_{NAND1} \\ \Delta F_{NOR1} \\ \Delta F_{NAND2} \\ \Delta F_{NOR2} \\ \Delta F_{NAND3} \\ \Delta F_{NOR3} \end{pmatrix}$$

NMOS                    PMOS

## Linear system

- Linearized piezoresistive model<sup>1</sup>
- Stress ( $\sigma_x, \sigma_y, \sigma_z$ )
- Transistor ratio in the gates  
( $a = 2/3; b = 1/3$ )
- $\Delta F_{NAND}, \Delta F_{NOR}$

Experiment  
FDSOI

Literature bulk<sup>2</sup>

	NMOS	PMOS	NMOS	PMOS
$[10^{-11} \text{ Pa}^{-1}]$				
$\pi_x$	<b>-35.2±2.5</b>	<b>79.4±2.5</b>	-35.5	71.7
$\pi_y$	<b>-8.5±2.5</b>	<b>-37.7±2.5</b>	-14.5	-33.8
$\pi_z$	<b>37±37</b>	<b>-17±37</b>	27.0	-20.0



## Computed coefficients

- In-plane components in good agreement with literature
- Out-of-plane less defined

<sup>1</sup>Thompson et al., "Uniaxial-process-induced strained-Si: extending the CMOS roadmap"

<sup>2</sup>Thompson et al., "Future of Strained Si/Semiconductors in Nanoscale MOSFETs"

# Validation using Four – point bending




## Rotational bending experiments


- Tensile and compressive stress
- Influence of board warpage on device characteristics
- Bending parallel to the transistor channels (x)
- Strong shift of NOR circuit due to degradation of the PMOS devices

Presented at EuroSimE 2021: Schlipf et al. : "IC package related stress effects on the characteristics of ring oscillator circuits"

# Validation using Four – point bending



- Stress in the Chip, package, board
- Critical stress at solder joints
- Stress at RO location




- RO signal shifts vs. stress with predicted values from indentation
- Validation  $\pi$ -coefficients from indentation<sup>1</sup>
- confirms indentation as a reliable technique to study stress effects

Schlipf et al. : "Piezoresistive Characteristics of MOSFET Channels Determined With Indentation" IEEE TED 2021

# Summary

- Methodology based on indentation to study stress effects in MOSFETs
- Explainable RO behavior and consistent RO frequency shifts vs. stress correlations
- Controlling the stress fields with optimized tip geometries (FEM) to generate stress conditions closer to biaxial / uniaxial stress
- Combining the experimental data and FE simulation of three independent indentation experiments to determine the piezoresistive coefficients





**Fraunhofer**  
IKTS

Fraunhofer Institute for Ceramic  
Technologies and Systems IKTS

# References

---

Projects „RingO“ and „RingO 2“ (GLOBALFOUNDRIES and FH IKTS in the frame of IPCEI for ME)

Dissertation Simon Schlipf, TU Dresden 2022

Schlipf et al., J. Vac. Sci. Technol. B 2020, 38, 063206.

Schlipf et al., IEEE Transactions on device and materials reliability 2022, VOL. 22, NO. 3.

Schlipf et al., Transactions of 22nd International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE) 2021.

Schlipf et al., IEEE Transactions on Electron Devices 2021, vol. 68, no. 4.



Fraunhofer Institute for Ceramic  
Technologies and Systems IKTS

Vielen Dank für Ihre  
Aufmerksamkeit

---

# Contact

---

**André Clausner**

**Microelectronic materials and nanoanalysis**

**Tel.** +49 351 88815 573

**Mobile** +49 172 5306 271

**andre.clausner@ikts.fraunhofer.de**

Fraunhofer IKTS

Maria-Reiche-Straße 2

01109 Dresden

[www.ikts.fraunhofer.de](http://www.ikts.fraunhofer.de)



**Fraunhofer**  
IKTS

Fraunhofer Institute for Ceramic  
Technologies and Systems IKTS

# Outlook

---

- Piezoresistive characteristics of different technologies (confinement in FinFET architectures<sup>1</sup>)
- Combination of micromechanical loading experiments and electrical device behavior (Cu Pillar loading<sup>2</sup>...)
- Directional stress effects on transistor degradation mechanisms<sup>3</sup> (trapping, NBTI)
- Usage of the calibrated RO structures as a CPI stress sensor

<sup>1</sup>Chu et al., "Strain: A Solution for Higher Carrier Mobility in Nanoscale MOSFETs"

<sup>2</sup>Geisler et al., "CPI assessment using a novel characterization technique based on bump-assisted scratch-indentation testing"

<sup>3</sup>Kruv et al., "On the impact of mechanical stress on gate oxide trapping"