



IZM

IMWS

Jun.-Prof. Dr.-Ing. Iuliana Panchenko, Fraunhofer IZM ASSID and TU Dresden I 25.04.2023

Hybrid bond and nanowired bump technologies for high density interconnect formation on wafer level

I. Panchenko, L. Wenzel, S. Bickel, A. Shehzad, M. Müller, C. Rudolph, S. Quednau, O. Birlem, A. Graff, F. Altmann,

M. Junghähnel

Content

1. Introduction

- 2. Hybrid Bond Interconnect
 - Principles
 - Experimental
 - Results and Characterization
- 3. Nanowired Interconnect
 - Principles
 - Experimental
 - Results and Characterization
- 4. Summary and Outlook



Application field for fine-pitch interconnects

- Advanced 3D / 2,5D integration with fine-pitch interconnects and TSVs in all high-performance application areas:
 - Stacking of memories
 - CMOS image sensors (stacked sensor and image) processors)
 - Graphic processor units
 - All next generation devices
- Main Drivers:
 - High I/O number, perfect electrical performance (high signal velocity, low losses), low power
- Next integration solutions:
 - Chiplets (high yield with small chiplets, I/O pitch between 0,1 to 10 µm, package level integration, standardized surfaces)



Ref: Applied Materials and BESI



Ref: NVIDIA, Pascal GPU



Scaling of interconnects and new material interaction





Classification of interconnect technologies





Solid Liquid Interdiffusion Bonding (SLID) – State of technology







Cu_eSn

1 µm



Solidified interconnect,

Further growth of IMCs

Metal system before SLID Metal system at the bonding temperature, liquid LMM bonding, cleaning

· Sn

HMM – high-melting metal $T > T_M$ (LMM), Wetting, IMC LMM – low-melting metal growth





ECD Cu and SnAg

Strip and wet etch

Reflow only for larger caps

HMM solid		
ІМС	solid	
нмм	solid	

Diffusion termination

thermodynamically stable, high T_{decomposition} (IMC)





Ref.: Panchenko, PhD, 2013

- IMCs: Cu_6Sn_5 , Cu_3Sn
- Porosity and voids:
 - Destannification
 - Kirkendall voids
 - Processing
 - Volume phase shrinkage

\rightarrow Potential reliability risk

Parameter	Value
sizes	Ø 7 to 30 µm
pitches	15 to 60 µm
metals	Cu, Sn, SnAg, In, Au
activation	Clean, flux
atmosphere	Air

- POR process for customer die stacking
- Miniaturization \rightarrow current work on µBump ø 5µm



New Challenges

Chiplet integration and requirement of interconnect type and pitch combination





Combination of:

- Large and small interconnect and pitches (<10µm vs. 40µm pitch) for first level
- Different bonding technologies (hybrid bond vs. µbump)
- \rightarrow Need for one appropriate interposer surface (all hybrid bond surface?)
- → Need for aligned assembly process (first assembly hybrid bond, after µbump?)









ASSID – All Silicon System Integration Dresden

Hybrid Bond Interconnect

Hybrid bond advantages and requirements

Advantages:

- W2W and D2W/D2D stacking
- Single metal (Cu)
- High reliability
- Mechanical encapsulation (SiO₂)
- Multiple stacking possible



Test design: Ø 4 µm, 18 µm pitch

Requirements:



Seite 9 25.04.2023 © Fraunhofer IZM Iuliana Panchenko et al., Hybrid bond and nanowired bump technologies for high density interconnect formation on wafer level



SiO₂

 \downarrow \downarrow

2

Bonding principles

Surface preparation: CMP → planarity, Cu dishing (few nm), oxide free



SiO₂-to-SiO₂, ($T_{bond} \approx 150^{\circ}$ C) bond



Cu-to-Cu interdiffusion with longer annealing, Cu grains grow

Cu

Cu

 \downarrow \downarrow

SiO₂ Cu ↓ ↓ ↑ ↑ 5 Cu 6 Cu

 $\frac{\text{Step 2 (Cu-anneal):}}{\text{Cu-to-Cu}(T_{bond} ≈ 300^{\circ}\text{C})}$ Cu expands and comes into contact



Dies bonded via hybrid bonding



<u>Typical bonding</u> <u>parameters:</u>

- wafer-to-wafer bonding
- 150 °C for oxide bonding
- 300 °C anneal for Cu/Cu diffusion (hours)
- no additional bonding pressure necessary



Experimental procedure



 \rightarrow Wafer-to-Wafer Bonding $(\emptyset$ 300 mm) with a 2-step profile (EVG Gemini):

- 150 °C (SiO₂ bond)
- 300°C (Cu anneal)
- \rightarrow Electrical test
- \rightarrow Dicing into small stacks (13x13) mm²
- \rightarrow Reliability testing
- \rightarrow Analysis (SEM and EBSD)

TABLE I

OVERVIEW OF INVESTIGATED RELIABILITY TEST CONDITIONS AND THE ASSOCIATED NUMBER OF INTERCONNECTS

State	Conditions			EBSD
	Temperature	Medi- um	Cycles / Time	No. of investigated interconnects
Before bond.	-	-	-	16 (top view)
After bond.	150 °C (2h) + 300 °C (2h)	-	-	10 (cross-section)
TST	-40 °C / +125 °C (15 min dwell time)	air	1000 cycles	10 (cross-section)
HTS	150 °C	air	1000 h	10 (cross-section)
HTS	300 °C	N_2	0,5; 1; 3; 6 h	10 (cross-section)
HTS	400 °C	N_2	0,5; 1; 3; 6 h	10 (cross-section)
Mult. bond. cycles	One cycle: 2h @ 150°C + 2h @ 300°C, cool to 25 °C	N_2	2 to 9 cycles	10 (cross-section)



EBSD investigation of the Cu pads after CMP



Ref.: Panchenko I., IEEE trans., 2022



- mainly Σ3 and Σ9 twin boundaries
- Cu bump Ø 4 µm surface consists of only a few large grains (by excluding twins)
 - How many grains if we scale the hybrid bond further?
- average grain diameter is 1.02 μm
- {111} as a main texture with a smaller fraction of {115}

Σ3: 60° around <111> with {111} as twin plane **Σ9**: 39° around <110> with {110} as twin plane



As bonded state: SEM



Seamless bonding interface \rightarrow intergrowth of the Cu grains?

Some interconnects showed gaps filled with Cu on the edges (only preparation effect?



As bonded state: EBSD



Influence of underlying Cu-line on grain orientation (Texture):

- analysis parallel to direction of Cu deposition (RD [100])
- underlying Cu-Line (PVD) shows strong {100} texture (twin → (212))
- Cu-bump (ECD) shows {111} texture (twin \rightarrow (115))

 \rightarrow Bump structure was cut prior to texture analysis in order to eliminate the influence of the Cu-Line on the grain analysis result



EBSD after reliability tests



- EBSD method allows detection of Cu grain intergrowth at interface (increased roughness)
- especially after storage at 300 and 400 °C (for some interconnects already visible after 0.5 h of storage)
- Grain growth at triple points





Multiple bonding cycles











ASSID – All Silicon System Integration Dresden



Cu nanowired bump interconnect

Motivation

Why is the hybrid bond (or DBI) not always a right solution?







Principles



Annealing for better performance T ~ 150 ... 300 °C







Advantages:

- Alternative for solder bump and Hybrid bond
- Only one metal
- Room temperature bond process
- Flux-free (clean of wires is still required)
- No complex design restrictions
- Low pressure bond is possible

Challenges:

- Oxidation of Cu Nanowires
- More process steps (membran, seed etch)
- Seed etch process need to be optimized
- Outgrowth of nanowires can cause shorts
- Limitations at miniaturization level (ø3µm?)
- Improval of mechanical strength



Nanowired Cu Interconnect

Processing of NW bump





Cu nanowired bump with base

- 10µm photoresist
- Ø 25 µm at 55 µm pitch
- ~ 10 μ m of Cu base + 4 μ m NW
- NWs with 200 and 400 nm

Cu nanowired bump without base

- 1µm photoresist
- < Ø 10 μm at < 55 μm pitch
- $\sim 1 \ \mu m$ of Cu base + 5 μm NW
- NWs with 200 and 400 nm

! Both processes (with and without base) need alternative approach for Cu seed removal, because this influences the NW thickness !

- standard bump process is wet etch for barrier and seed
- NWs dissappears after wet etch due to nm thickness
- we have evaluated an alternative appoach with NW protection



Nanowired Cu Interconnect

Morphology for 200 and 400 nm NWs







200 nm and less height is more stable against outgrowth Current applications use approx. 5 µm height

Seite 21 © Fraunhofer IZM Iuliana Panchenko et al., Hybrid bond and nanowired bump technologies for high density interconnect formation on wafer level 25.04.2023



Removal of the Cu seed on wafer (manual test)

As plated



Signal A = SE2 EHT = 10.00 kV WD = 8.4 mm Mag = 10.00 K X

30 s wet etch





Signal A = SE2 EHT = 10.00 kV WD = 8.3 mm Mag = 5.00 K X

60 s wet etch



- All nanowires are completely removed after 60s
- Only after 60s fast completed seed removal at whole wafer

→ Alternative approach with NW protection for all new samples



Influence of the bonding pressure (P)

P ~ 15 MPa



P ~ 80 MPa

- Almost no difference in microstructure
- P higher \rightarrow shear strength higher

Bond in air

🖉 Fraunh

- Microstructure more compact
- Anneal \rightarrow shear strength higher
- Anneal in N₂ atmosphere





STEM investigation of the NWs as plated





O₂ rich areas around the nanowires after bonding

TEM lamella







More O₂ rich areas after longer anneal or higher T

Fraunhofer



EBSD investigation of the NW microstructure

- Sample bonded and annealed
- FIB cut for preparation
- Only a small amount of NWs in cut plane, all appear in different directions
- NWs have most probably lammelar grains and follow the orientation of the underlying Cu base bump







Summary and outlook

- An overview of the fine-pitch interconnect technologies was presented, special details for hybrid bond and nanowired bump interconnect were discussed
- Hybrid bond technology is an interconnect of choice by now due to excessive miniaturization possibility and high reliability for W2W and D2W/D2D
- An alternative for hybrid bond is nanowired bump, which does not suffer from the design impact, does not need challenging CMP and can be used for room T bonding
- Detailed study of microstructure (TEM, EBSD, SEM) were shown for both technologies
- Further investigations are needed for electrical characterization of nanowired interconnects, Cu activation and nanowire integration scheme in complex interposer flows, as well as combination of pad sizes for hybrid and nanowire







Acknowledgement

Ms. Ran Yin (TU Dresden)

Mr. Akash Mistry (TU Dresden)

Anke Hanisch (previous FhG IZM ASSID)

Colleagues from PFA lab at IAVT TU Dresden, FhG IZM ASSID (J. Krause) and at FhG IMWS

All colleagues from clean room processing FhG IZM ASSID

All colleagues from lab processing at Nanowired GmbH

Financial support by: "Functional Integration for Micro-/Nano-Electronics" under Grant 100245395 and Grant 100249378 and "Transfer center: Functional Integration for the Micro-/Nano-Electronics" under Grant 100368159 and Grant 100368161, "Wafer Metrology Center" EU project 16ME0057, "NanoInt" Fraunhofer SME internal project.



ASSID – All Silicon System Integration Dresden

TECHNISCHE

UNIVERSITÄT









Fraunhofer Institute for Reliability and Microintegration IZM

Thank you!

Jun.-Prof. Dr.-Ing. Iuliana Panchenko Wafer Level System Integration Head of Group Micro-Nano Interconnect Phone +49 351 7955 72814 iuliana.panchenko@assid.izm.fraunhofer.de